Job Description:
Latest job information from eTeam for the position of System Verification Engineer. If the System Verification Engineer vacancy in Cork matches your qualifications, please submit your latest application or CV directly through the updated Jobkos job portal.
Please note that applying for a job may not always be easy, as new candidates must meet certain qualifications and requirements set by the company. We hope the career opportunity at eTeam for the position of System Verification Engineer below matches your qualifications.
The Microcontroller Sub-System IP team plays a crucial role in enabling embedded processing solutions across various functions and products at . This team deals with security, power management, and other system-on-chip (SoC) functions across multiple business units (IoT, Mobile, Auto, XR, Compute, etc.). If you’re passionate about solving complex problems and want to be part of a diverse, multicultural team, read on!
Responsibilities
- Technological Advancements: Be an integral part of our team’s journey toward technological excellence.
- Verification Methodologies: Deploy industry-leading verification methodologies such as Universal Verification Methodology (UVM) and Formal Verification.
- Testbench and Verification Component Development: Create testbenches and verification components, including Universal Verification Components (UVCs), C models, and reusable vertical/horizontal verification environments.
- Coverage Analysis: Ensure comprehensive coverage and collaborate with design teams to address any coverage gaps.
- Cross-Functional Collaboration: Work closely with design, SoC, and validation teams to solve problems at various levels.
- System solutions Support: Assist in integrating design into higher-level subsystems, including test planning, test vector delivery, and test vector debugging.
Qualifications
- Positive Attitude: Bring a fun-loving attitude and a passion for inclusive problem-solving.
- Education: Bachelor’s degree in Science, Engineering, or a related field.
- Experience: 3+ years of ASIC design verification experience, preferably with UVM-based.
- ISA Verification: Familiarity with ARM or RISC‑V ISA verification.
- Formal Verification Tools: Experience using formal verification tools like Jasper or VC_Formal is a plus.
- Microcontroller/Sub‑System Knowledge: Understanding of processor/microcontroller sub-systems is advantageous.
- AMBA Bus Protocols: Familiarity with AMBA bus protocols is desirable.
- Gate‑Level Simulation and Power Extraction: Experience with gate‑level simulation debug and power extraction tools is beneficial.
- Power‑Aware Verification: Knowledge of power‑aware verification methodologies.
- Coverage-Driven Verification: Proficiency in constrained‑random verification environments and coverage‑driven methodologies.
- System Verilog Assertions: Familiarity with System Verilog assertions.
- Debugging Skills: Ability to debug test failures and report verification results to achieve expected code/functional/line coverage goals.
- RTL Simulation Tools: Extensive usage of RTL simulation tools.
- Scripting Proficiency: Skills in UVM, System Verilog, and Perl/Python shell scripting.
- C/C++ Familiarity: Basic familiarity with C/C++.
#J-18808-Ljbffr
Job Info:
- Company: eTeam
- Position: System Verification Engineer
- Work Location: Cork
- Country: IE
How to Submit an Application:
After reading and understanding the criteria and minimum qualification requirements explained in the job information System Verification Engineer at the office Cork above, immediately complete the job application files such as a job application letter, CV, photocopy of diploma, transcript, and other supplements as explained above. Submit via the Next Page link below.
Next Page »